Analysis and contextual insights are available on OpenCVE Cloud.
No vendor fix or workaround currently provided.
Additional remediation guidance may be available on OpenCVE Cloud.
Tracking
Sign in to view the affected projects.
No advisories yet.
Tue, 11 Aug 2026 17:00:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Description | Improper handling of overlap between protected memory ranges in some microcode for some Intel(R) Processors within Ring 0: Hypervisor may allow an escalation of privilege. Authorized adversary with a privileged user combined with a low complexity attack may enable escalation of privilege. This result may potentially occur via local access when attack requirements are not present without special internal knowledge and requires no user interaction. The potential vulnerability may impact the confidentiality (high), integrity (high) and availability (high) of the vulnerable system, resulting in subsequent system confidentiality (none), integrity (none) and availability (none) impacts. | |
| Weaknesses | CWE-1260 | |
| References |
| |
| Metrics |
cvssV4_0
|
Subscriptions
No data.
Status: PUBLISHED
Assigner: intel
Published:
Updated: 2026-08-11T16:25:59.513Z
Reserved: 2025-12-09T04:00:18.771Z
Link: CVE-2026-20760
No data.
Status : Received
Published: 2026-08-11T17:17:51.703
Modified: 2026-08-11T17:17:51.703
Link: CVE-2026-20760
No data.
OpenCVE Enrichment
No data.
-
CWE-1260
Improper Handling of Overlap Between Protected Memory Ranges